Lecture 8
Thread Level Parallelism (2)

EEC 171 Parallel Architectures
John Owens
UC Davis
Credits

• © John Owens / UC Davis 2007–9.

Outline

- Simultaneous Multithreading
- Google’s Architecture
- Sun T1 (Niagara)
Gaming news article

Eve Online sets gaming supercomputer cluster record

Company aiming for 50,000 online players on a single shard
Matt Chapman, vnunet.com, 11 Sep 2006

Massively multiplayer online game Eve Online has set a new record for the largest supercomputer cluster in the games industry.

The Eve Online server cluster manages over 150 million database transactions per day on a 64-bit hardware architecture from IBM.

The database servers use solid state disks instead of traditional hard drives to handle more than 400,000 random I/Os per second.

CCP Games, which created Eve Online, recently set a world record by hosting 30,000 concurrent users on a single server shard. The company now hopes to increase that to at least 50,000 users. ...

The upgraded server cluster features dual-processor 64-bit AMD Opteron-based IBM BladeCenter LS20 blade servers, as well additional enhancements to the cluster's internet backbone.

http://www.itweek.co.uk/vnunet/news/2163979/eve-online-scores-largest
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include <pthread.h>

static void wait(void) {
    time_t start_time = time(NULL);
    while (time(NULL) == start_time) {
        /* do nothing except chew CPU slices for up to one second */
    }
}

static void *thread_func(void *vptr_args) {
    for (int i = 0; i < 20; i++) {
        fputs("  b\n", stderr);
        wait();
    }
    return NULL;
}

int main(void) {
    int i;
    pthread_t thread;
    int main(void) {
    int i;
    pthread_t thread;
    
    if (pthread_create(&thread, NULL,
    thread_func, NULL) != 0) {
        return EXIT_FAILURE;
    }
    for (i = 0; i < 20; i++) {
        fputs("a\n", stdout);
        wait();
    }
    if (pthread_join(thread, NULL) != 0) {
        return EXIT_FAILURE;
    }
    return EXIT_SUCCESS;
}
Multithreaded Categories

- Superscalar
- Fine-Grained
- Coarse-Grained
- Multiprocessing
- Simultaneous Multithreading

Time (processor cycle)

Thread 1
Thread 2
Thread 3
Thread 4
Thread 5
Idle slot
Simultaneous multithreading (SMT)
“Hyperthreading”

[Windows Task Manager image showing CPU and memory usage]

http://www.2cpu.com/Hardware/ht_analysis/images/taskmanager.html
Multithreaded Execution

- When do we switch between threads?
- Alternate instruction per thread (fine grain)
- When a thread is stalled, perhaps for a cache miss, another thread can be executed (coarse grain)
Fine-Grained Multithreading

- Switches between threads on each instruction, causing the execution of multiple threads to be interleaved
- Usually done in a round-robin fashion, skipping any stalled threads
- CPU must be able to switch threads every clock
- Advantage is it can hide both short and long stalls, since instructions from other threads executed when one thread stalls
- Disadvantage is it slows down execution of individual threads, since a thread ready to execute without stalls will be delayed by instructions from other threads
- Used on Sun’s Niagara (will see later)
Coarse-Grained Multithreading

- Switches threads only on costly stalls, such as L2 cache misses

- Advantages
  - Relieves need to have very fast thread-switching
  - Doesn’t slow down thread, since instructions from other threads issued only when the thread encounters a costly stall

- Disadvantage is hard to overcome throughput losses from shorter stalls, due to pipeline start-up costs
  - Since CPU issues instructions from 1 thread, when a stall occurs, the pipeline must be emptied or frozen
  - New thread must fill pipeline before instructions can complete

- Because of this start-up overhead, coarse-grained multithreading is better for reducing penalty of high cost stalls, where pipeline refill << stall time

- Used in IBM AS/400
P4Xeon Microarchitecture

- Replicated
  - Register renaming logic
  - Instruction pointer, other architectural registers
  - ITLB
  - Return stack predictor

- Partitioned
  - Reorder buffers
  - Load/store buffers
  - Various queues: scheduling, uop, etc.

- Shared
  - Caches (trace, L1/L2/L3)
  - Microarchitectural registers
  - Execution units

- If configured as single-threaded, all resources go to one thread
Partitioning: Static vs. Dynamic
Design Challenges in SMT

- Since SMT makes sense only with fine-grained implementation, impact of fine-grained scheduling on single thread performance?
  - A preferred thread approach sacrifices neither throughput nor single-thread performance?
  - Unfortunately, with a preferred thread, the processor is likely to sacrifice some throughput, when preferred thread stalls
- Larger register file needed to hold multiple contexts
- Not affecting clock cycle time, especially in
  - Instruction issue—more candidate instructions need to be considered
  - Instruction completion—choosing which instructions to commit may be challenging
- Ensuring that cache and TLB conflicts generated by SMT do not degrade performance
Problems with SMT

- One thread monopolizes resources
  - Example: One thread ties up FP unit with long-latency instruction, other thread tied up in scheduler

- Cache effects
  - Caches are unaware of SMT—can’t make warring threads cooperate
  - If both warring threads access different memory and have cache conflicts, constant swapping
Hyperthreading Neutral!

LAME 3.92MMX

Seconds to Encode (Lower is Better)

- HT - 2.0ghz: 58 seconds
- No HT - 2.0ghz: 58 seconds
- HT - 2.4ghz: 49 seconds
- No HT - 2.4ghz: 49 seconds

http://www.2cpu.com/articles/43_1.html
Hyperthreading Good!

![Bar chart showing TMPGEnc - MPEG1 encoding times with and without Hyperthreading.]
Hyperthreading Bad!

DivX Pro v5.0.2 Encoding

Frames/Second (Higher is Better)

http://www.2cpu.com/articles/43_1.html
SPEC vs. SPEC (PACT ‘03)

- Avg. multithreaded speedup 1.20 (range 0.90–1.58)

“Initial Observations of the Simultaneous Multithreading Pentium 4 Processor”, Nathan Tuck and Dean M. Tullsen (PACT ‘03)
ILP reaching limits

Olukotun’s view

“With the exhaustion of essentially all performance gains that can be achieved for ‘free’ with technologies such as superscalar dispatch and pipelining, we are now entering an era where programmers must switch to more parallel programming models in order to exploit multi-processors effectively, if they desire improved single-program performance.”
“This is because there are only three real ‘dimensions’ to processor performance increases beyond Moore’s law: clock frequency, superscalar instruction issue, and multiprocessing. We have pushed the first two to their logical limits and must now embrace multiprocessing, even if it means that programmers will be forced to change to a parallel programming model to achieve the highest possible performance.”
Google’s Architecture

- “Web Search for a Planet: The Google Cluster Architecture”
  - Luiz André Barroso, Jeffrey Dean, Urs Hölzle, Google
- Reliability in software not in hardware
- 2003: 15k commodity PCs
- July 2006 (estimate): 450k commodity PCs
- $2M/month for electricity
Goal: Price/performance

• “We purchase the CPU generation that currently gives the best performance per unit price, not the CPUs that give the best absolute performance.”

• Google rack: 40–80 x86 servers
  
  • “Our focus on price/performance favors servers that resemble mid-range desktop PCs in terms of their components, except for the choice of large disk drives.”

• 4-processor motherboards: better perf, but not better price/perf

• SCSI disks: better perf and reliability, but not better price/perf

• Depreciation costs: $7700/month; power costs: $1500/month

• Low-power systems must have equivalent performance
Google power density

- Mid-range server, dual 1.4 GHz Pentium III: 90 watts
  - 55 W for 2 CPUs
  - 10 W for disk drive
  - 25 W for DRAM/motherboard
  - so 120 W of AC power (75% efficient)
- Rack fits in 25 ft\(^2\)
  - 400 W/ft\(^2\); high end processors 700 W/ft\(^2\)
  - Typical data center: 70–150 W/ft\(^2\)
- Cooling is a big issue
Google Workload (1 GHz P3)

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cycles per instruction</td>
<td>1.1</td>
</tr>
<tr>
<td>Ratios (percentage)</td>
<td></td>
</tr>
<tr>
<td>Branch mispredict</td>
<td>5.0</td>
</tr>
<tr>
<td>Level 1 instruction miss*</td>
<td>0.4</td>
</tr>
<tr>
<td>Level 1 data miss*</td>
<td>0.7</td>
</tr>
<tr>
<td>Level 2 miss*</td>
<td>0.3</td>
</tr>
<tr>
<td>Instruction TLB miss*</td>
<td>0.04</td>
</tr>
<tr>
<td>Data TLB miss*</td>
<td>0.7</td>
</tr>
</tbody>
</table>

* Cache and TLB ratios are per instructions retired.

Table 1. Instruction-level measurements on the index server.
Details of workload

- “Moderately high CPI” (P3 can issue 3 instrs/cycle)
- “Significant number of difficult-to-predict branches”
- Same workload on P4 has “nearly twice the CPI and approximately the same branch prediction performance”
- “In essence, there isn’t that much exploitable instruction-level parallelism in the workload.”
- “Our measurements suggest that the level of aggressive out-of-order, speculative execution present in modern processors is already beyond the point of diminishing performance returns for such programs.”
Google and SMT

- “A more profitable way to exploit parallelism for applications such as the index server is to leverage the trivially parallelizable computation.”

- “Exploiting such abundant thread-level parallelism at the microarchitecture level appears equally promising. Both simultaneous multithreading (SMT) and chip multiprocessor (CMP) architectures target thread-level parallelism and should improve the performance of many of our servers.”

- “Some early experiments with a dual-context (SMT) Intel Xeon processor show more than a 30 percent performance improvement over a single-context setup.”
CMP: Chip Multiprocessing

- First CMPs: Two or more conventional superscalar processors on the same die
  - UltraSPARC Gemini, SPARC64 VI, Itanium Montecito, IBM POWER4
- One of the most important questions: What do cores share and what is not shared between cores?
POWER5

- Technology: 130nm lithography, Cu, SOI
- Dual processor core
- 8-way superscalar
- Simultaneous multithreaded (SMT) core
  - Up to 2 virtual processors per real processor
  - 24% area growth per core for SMT
  - Natural extension to POWER4 design
CMP Benefits

- **Volume**: 2 processors where 1 was before
- **Power**: All processors on one die share a single connection to rest of system
CMP Power

• Consider a 2-way CMP replacing a uniprocessor

• Run the CMP at half the uniprocessor’s clock speed
  • Each request takes twice as long to process ...
  • ... but slowdown is less because request processing is likely limited by memory or disk
  • If there’s not much contention, overall throughput is the same

• Half clock rate -> half voltage -> quarter power per processor, so 2x savings overall
Sun T1 (“Niagara”)

- Target: Commercial server applications
  - High thread level parallelism (TLP)
    - Large numbers of parallel client requests
  - Low instruction level parallelism (ILP)
    - High cache miss rates
    - Many unpredictable branches
    - Frequent load-load dependencies
- Power, cooling, and space are major concerns for data centers
- Approach: Multicore, Fine-grain multithreading, Simple pipeline, Small L1 caches, Shared L2
- Also ships with 6 or 4 processors
T1 pipeline

- Single issue, in-order, 6-deep pipeline: F, S, D, E, M, W
  - “Only single-issue desktop or server microprocessor introduced in more than 5 years.”
- 3 clock delays for loads & branches
- Shared units:
  - L1 $, L2 $
  - TLB
  - X units
  - pipe registers
- 1.2 GHz at ≈72W typical, 79W peak
T1 Fine-Grained Multithreading

- Each core supports four threads and has its own level one caches (16 KB for instructions and 8 KB for data)
- Switching to a new thread on each clock cycle
- Idle threads are bypassed in the scheduling
  - Waiting due to a pipeline delay or cache miss
  - Processor is idle only when all 4 threads are idle or stalled
- Both loads and branches incur a 3 cycle delay that can only be hidden by other threads
- A single set of floating point functional units is shared by all 8 cores
  - Floating point performance was not a focus for T1
T1 Memory System

- 16 KB 4 way set assoc. I$ / core
- 8 KB 4 way set assoc. D$ / core
- 3MB 12 way set assoc. L2 $ shared
  - 4 x 750KB independent banks
  - Write-through, allocate for loads, no-allocate for stores
  - Crossbar switch to connect
  - 2 cycle throughput, 8 cycle latency
  - Direct link to DRAM & Jbus
  - Manages cache coherence for the 8 cores
  - CAM based directory
## CPI Breakdown of Performance

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Per Thread CPI</th>
<th>Per core CPI</th>
<th>Effective CPI for 8 cores</th>
<th>Effective IPC for 8 cores</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPC-C</td>
<td>7.20</td>
<td>1.80</td>
<td>0.23</td>
<td>4.4</td>
</tr>
<tr>
<td>SPECJBB</td>
<td>5.60</td>
<td>1.40</td>
<td>0.18</td>
<td>5.7</td>
</tr>
<tr>
<td>SPECWeb99</td>
<td>6.60</td>
<td>1.65</td>
<td>0.21</td>
<td>4.8</td>
</tr>
</tbody>
</table>
Performance Relative to Pentium D

- SPECIntRate
- SPECFPRate
- SPECJBB05
- SPECWeb05
- TPC-like

- Power5+
- Opteron
- Sun T1
“Benchmarks demonstrate this approach has worked very well on commercial (integer), multithreaded workloads such as Java application servers, Enterprise Resource Planning (ERP) application servers, email (such as Lotus Domino) servers, and web servers.” —Wikipedia
# Microprocessor Comparison

<table>
<thead>
<tr>
<th>Processor</th>
<th>SUN T1</th>
<th>Opteron</th>
<th>Pentium D</th>
<th>IBM Power 5</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Cores</strong></td>
<td>8</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td><strong>Instruction issues / clk / core</strong></td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td><strong>Peak instr. issues / chip</strong></td>
<td>8</td>
<td>6</td>
<td>6</td>
<td>8</td>
</tr>
<tr>
<td><strong>Multithreading</strong></td>
<td>Fine-grained</td>
<td>No</td>
<td>SMT</td>
<td>SMT</td>
</tr>
<tr>
<td><strong>L1 I/D in KB per core</strong></td>
<td>16/8</td>
<td>64/64</td>
<td>12K uops/16</td>
<td>64/32</td>
</tr>
<tr>
<td><strong>L2 per core/shared</strong></td>
<td>3 MB shared</td>
<td>1 MB / core</td>
<td>1 MB/ core</td>
<td>1.9 MB shared</td>
</tr>
<tr>
<td><strong>Clock rate (GHz)</strong></td>
<td>1.2</td>
<td>2.4</td>
<td>3.2</td>
<td>1.9</td>
</tr>
<tr>
<td><strong>Transistor count (M)</strong></td>
<td>300</td>
<td>233</td>
<td>230</td>
<td>276</td>
</tr>
<tr>
<td><strong>Die size (mm²)</strong></td>
<td>379</td>
<td>199</td>
<td>206</td>
<td>389</td>
</tr>
<tr>
<td><strong>Power (W)</strong></td>
<td>79</td>
<td>110</td>
<td>130</td>
<td>125</td>
</tr>
</tbody>
</table>
Niagara 2 (October 2007)

- Improved performance by increasing # of threads supported per chip from 32 to 64
  - 8 cores * 8 threads per core [now has 2 ALUs/core, 4 threads/ALU]
- Floating-point unit for each core, not for each chip
- Hardware support for encryption standards EAS, 3DES, and elliptical-curve cryptography
- Added 1 8x PCI Express interface directly into the chip in addition to integrated 10 Gb Ethernet XAU interfaces and Gigabit Ethernet ports.
- Integrated memory controllers will shift support from DDR2 to FB-DIMMs and double the maximum amount of system memory.
- Niagara 3 rumor: 45 nm, 16 cores, 16 threads/core